Abstract" -This paper presents a comparative study of two adaptive continuous-time 3rd order allpass equalizers for magnetic disk decision feedback equalization read channels. These are based on adaptive current-mode Gm-C structures employing low-mismatch high bandwidth pseudo-differential balanced transconductors and polarized MOSFET arrays as integrating capacitors. Transistor level simulation results are presented to demonstrate the performance characteristics of both structures.
INTRODUCTION
In recent years various systems based on Decision Feedback Equalization (DFE) [ 1-31 have been reported for magnetic head read channels. DFE systems using digital FIR filter techniques have been able to meet the increase of data acquisition rates but at the expense of complexity and power dissipation. More recently, however, low end drives have prompted considerable efforts [4-71 for developing a low power continuous-time adaptive forward equalizer alternative to the FIR approach. This paper presents a comparative study of two such continuous-time adaptive equalizers designed to work with a sampling frequency of 100 MHz and which consume approximately 3 mW at 3.3 V supply voltage. This is less than one tenth of traditional FIR power needs, and practically independent of the sampling-frequency at the input of the slicer.
EQUALIZER ARCHITECTURE
DFE read channels basically consist of two equalizing filters and a decision element (slicer), as shown in the block diagram of Fig. 1 
ADAPTIVE GM-C ARCHITECTURES
For the above specifications, two Gm-C current-mode structures were designed and compared based on transistor level simulations. Both architectures adapt using LMS modified algorithms [9] , and allow the parasitic input capacitance in the Gms to be taken into account for very high frequency operation. The automatic tuning of the poles frequency also compensates process tolerances that influence the effective value of the active devices and capacitors. The equalizers linearity is mainly determined by the linearity of the transconductors and integrating capacitors. The DC voltage inherent to the simulated structures biases these transistors well beyond their threshold voltage for enhanced linearity behavior.
Canonical Structure
Firstly, we considered the canonical structure illustrated in Fig. 2 . It is composed of four equal value pseudo-differential transconductors embedded in a grounded capacitive network.
The corresponding 3rd order state-space system can be expressed as
where the system matrices are given by Notice that matrix [A] assumes the typical row-shape characteristic of canonical structures. The system transfer function is thus given by
s~c,c,C, + S2ClC2gm + SC,gm2 + gm3
Considering equal-valued transconductors with a nominal transconductance value of 60 pS and after subtracting the effect of the parasitic input capacitance of the Gms we obtain the following nominal values for the integrating capacitors CO = 0.083 pF, C, = 0.47 pF, C, = 1.8 pF.
Orthonormal Structure
In alternative to the canonical structure described before we also considered the orthonormal structure represented in Fig. 3 . Although the design of the orthonormal structure is usually a more complex approach, it can take a rather simplified format for the allpass filter. Moreover, it uses only one of the state variables to build the allpass current output wave and thus making it more immune to noise and offset problems than the previous canonical structure. Fig. 3 -Orthonormal structure.
The corresponding 3rd order state-space system is also expressed by matrix equation (2) but the system matrices are now given by A simple scaling of the system state-variables would transform it in the orthonormal ladder structure proposed in [ll] . Hence, since the filter satisfies Lyapunov's equation
all the system state-variables are orthogonal and the dynamic range is optimized. The system transfer function for the structure in Fig. 3 is given by 
Adaptive Capa citor Arravs
The adaptation of the Gm-C filters previously described is achieved by means of integrating capacitor structures
Ci consisting of a constant course MOSFET capacitor
Ci' in parallel with an N-bit digitally controlled fine tuning capacitor array ACi, as shown in Fig. 4 . The total integrating capacitance is given by
k=O The minimum value Ci' and the maximum value Ci'+max(ACi) of each integrating capacitor Ci m dimensioned to allow the desirable placement of the poles, even under worst case process tolerances that influence the actual value of Gms and of the integrating capacitors. The number of adaptation bits must provide sufficient adaptation precision of the arrays without unduly increasing the circuit complexity. For both structures described before we considered N = 4-bit capacitor arrays made of biased 12.5 fF unit size transistor cells that can be switched on and off by the adaptive control logic. The adaptation process is assumed to be done during the clock recovery preamble and be stable at the decision instants. Alternatively the capacitor array can be loaded in parallel and subsequently adapted to optimum values.
Transconductors
The transconductors employed in the above filters are based on balanced pseudo-differential lossy-C structures, as shown in Fig. 5 . Unlike in the circuit used in [lo] , biasing is provided by the feedback loops established in the filter, yielding improved stability and noise immunity. Moreover, the transistors dimensions determining the biasing voltages were calculated to minimize the allowed mismatch while maintaining maximum frequency performance. Computer simulations showed that such transconductors are capable of maintaining the correct operation of the filter for supply voltages as low as 1.8 V. This shows that under identical design conditions the orthonormal structure has a better high fkquency performance behavior. Besides, the orthonormal structure has improved adaptability capabilities since it allows independent pole tuning.
Transient R e s p o n s e
The transient response of both structures was analysed using an input corresponding to measured data [*] from the magnetic read head. This waveshape V, represents consecutive transitions, one up and one down, usually mentioned as dibit response. The resulting equalized transient response of the orthonormal and canonical outputs are superimposed and are both represented by I , in Fig. 7 , showing that both structures practically match the predicted response from the ideal implementation Ildeal. 
CONCLUSIONS
This paper presented a comparative study of two continuous-time equalizers for DFE read channels. They can both operate with supply voltages as low as 1.8 V while reducing consumption by a factor of 10 to 100 compared to conventional FIR digital equalizers exhibiting equivelent performance. Besides its improved adaptability, the orthonormal structure shows improved frequency response over the canonical structure and hence suggests that the orthonormal structure is a better realization of the allpass forward equalizer, specially at higher data rates.
